 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| powerpc 405gp embedded processor data sheet 1 features ibm powerpc tm 405 32-bit risc processor core operating up to 266 mhz pc-100 synchronous dram (sdram) interface operating up to 133 mhz - 32-bit interface for non-ecc applications - 40-bit interface serves 32 bits of data plus 8 check bits for ecc applications 4kb on-chip memory (ocm) external peripheral bus - flash rom/boot rom interface - direct support for 8-, 16-, or 32-bit sram and external peripherals - up to eight devices - external mastering supported dma support for external peripherals, internal uart and memory - scatter-gather chaining supported - four channels pci revision 2.2 compliant interface (32-bit, up to 66mhz) - pci bus interface can be con?ured to operate synchronously or asynchronously to the chip input clock - internal pci bus arbiter which can be disabled for use with an external arbiter ethernet 10/100mbps (full-duplex) support with medium independent interface (mii) programmable interrupt controller supports interrupts from a variety of sources - seven external and 19 internal - edge triggered or level-sensitive - positive or negative active - non-critical or critical interrupt to processor core - programmable critical interrupt priority ordering - programmable critical interrupt vector for faster vector processing programmable timers two serial ports (16550 compatible uart) one iic (i 2 c) interface general purpose i/o (gpio) available supports jtag for board level testing internal processor local bus (plb) runs at sdram interface frequency supports powerpc processor boot from pci memory description designed specifically to address embedded applications, the powerpc 405gp (ppc405gp) provides a high-performance, low-power solution that interfaces to a wide range of peripherals by incorporating on-chip power management features and intrinsically lower power dissipation requirements. this chip contains a high-performance risc processor core, sdram controller, pci bus interface, ethernet interface, control for external rom and peripherals, dma with scatter-gather support, serial ports, iic interface, and general purpose i/o. technology: ibm cmos sa12e 0.25 m (0.18 m l eff ) package: 456-ball (35mm or 27mm), or 413-ball (25mm) enhanced plastic ball grid array (e-pbga) power (estimated): typical 1.5w, maximum 2.0w while the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness, and no representations or warranties of accuracy or completeness are made
powerpc 405gp embedded processor data sheet 2 contents ordering, pvr, and jtag information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4 address map support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 on-chip memory . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 plb to pci interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 sdram memory controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9 external peripheral bus controller (ebc) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 dma controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 uart . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 iic bus interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 general purpose io (gpio) controller . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 universal interrupt controller (uic) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 10/100 mbps ethernet mac . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 jtag . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 signal list . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 spread spectrum clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49 strapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 tables sysmem memory address map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 dcr address map . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7 signals listed alphabetically . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 signals listed by ball assignment?13-ball package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 signals listed by ball assignment?56-ball package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 pin summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32 signal functional description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33 absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 package thermal specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45 recommended dc operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46 capacitance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 dc electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47 sysclk and memclk timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48 peripheral interface clock timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 i/o specifications?ll . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52 i/o specifications?00mhz . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54 i/o specifications?66mhz (preliminary) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55 strapping pin assignments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56 powerpc 405gp embedded processor data sheet 3 figures ppc405gp embedded controller functional block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 25mm, 413-ball e-pbga package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 27mm, 456-ball e-pbga package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 35mm, 456-ball e-pbga package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 input setup and hold waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 output delay and float timing waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51 powerpc 405gp embedded processor data sheet 4 ordering, pvr, and jtag information this section provides the part numbering nomenclature for the ppc405gp. for availability, contact your local ibm sales office. the part number contains a part modifier. this modifier provides for identification of future enhancements (for example, higher performance). each part number also contains a revision code. this refers to the die mask revision number and is specified in the part numbering scheme for identification purposes only. the pvr (processor version register) is software accessible and contains additional information about the revision level of the part. refer to the ppc405gp user? manual for details on the register content. ibm part number key product name order part number 1 processor frequency package rev level pvr value jtag id ppc405gp ibm25ppc405gp-3bd200c 200mhz 35mm, 456 e-pbga d 0x401100c4 0x22050049 ppc405gp ibm25ppc405gp3bd200cz 200mhz 35mm, 456 e-pbga d 0x401100c4 0x22050049 ppc405gp ibm25ppc405gp-3dd200c 200mhz 27mm, 456 e-pbga d 0x401100c4 0x22050049 ppc405gp ibm25ppc405gp3dd200cz 200mhz 27mm, 456 e-pbga d 0x401100c4 0x22050049 ppc405gp ibm25ppc405gp-3ed200c 200mhz 25mm, 413 e-pbga d 0x401100c4 0x22050049 ppc405gp ibm25ppc405gp3ed200cz 200mhz 25mm, 413 e-pbga d 0x401100c4 0x22050049 ppc405gp ibm25ppc405gp-3bd266c 266mhz 35mm, 456 e-pbga d 0x401100c4 0x22050049 ppc405gp ibm25ppc405gp3bd266cz 266mhz 35mm, 456 e-pbga d 0x401100c4 0x22050049 ppc405gp ibm25ppc405gp-3dd266c 266mhz 27mm, 456 e-pbga d 0x401100c4 0x22050049 ppc405gp ibm25ppc405gp3dd266cz 266mhz 27mm, 456 e-pbga d 0x401100c4 0x22050049 ppc405gp ibm25ppc405gp-3ed266c 266mhz 25mm, 413 e-pbga d 0x401100c4 0x22050049 ppc405gp ibm25ppc405gp3ed266cz 266mhz 25mm, 413 e-pbga d 0x401100c4 0x22050049 note 1: z at the end of the order part number indicates a tape and reel shipping package. otherwise, the chips are shipped in a tray. ibm part number ibm25ppc405gp-3bc200cx package (e-pbga) processor speed grade 3 reliability case temperature range revision level shipping package* * blank = tray z = tape and reel (-40? to +85?) powerpc 405gp embedded processor data sheet 5 ppc405gp embedded controller functional block diagram the ppc405gp is designed using the ibm microelectronics blue logic tm methodology in which major functional blocks are integrated together to create an application-speci? asic product. this approach provides a consistent way to create complex asics using ibm coreconnect tm bus architecture. note: ibm coreconnect busses provide: 64-bit plb interfaces up to 133mhz 32-bit opb interfaces up to 66mhz ppc405 processor core docm iocm dcu icu ocm control ocm sram dcr bus 16kb on-chip peripheral bus (opb) gpio iic uart uart mal ethernet dma bridge processor local bus (plb) sdram pci bridge code decompression external bus controller controller clock control reset power mgmt jtag trace timers mmu mii controller opb interrupt controller arb - 32-bit addr - 32-bit data - 13-bit addr - 32-bit data external bus master controller universal i-cache 8kb d-cache (4-channel) (codepack ? ) 66 mhz max (async) dcrs 33 mhz max (sync) * see peripheral interface clock timings table *serial clock 133 mhz max 66 mhz max powerpc 405gp embedded processor data sheet 6 address map support the ppc405gp incorporates two simple and separate address maps. the first is a fixed processor address map that serves the powerpc family of processors. this address map defines the possible contents of various address regions which the processor can access. the second address map is for device configuration registers (dcr). this address map is accessed by software running on the ppc405gp processor through the use of mtdcr and mfdcr commands. sysmem memory address map 4gb system memory function sub function start address end address size local memory/peripherals 1 00000000 7fffffff 2gb pci total 80000000 ef5fffff 1.74gb pci memory 80000000 e7ffffff 1.63gb pci i/o e8000000 e800ffff 64kb reserved e8010000 e87fffff pci i/o e8800000 ebffffff 56mb reserved ec000000 eebfffff pci configuration registers eec00000 eec00007 8b reserved eec00008 eecfffff pci interrupt acknowledge eed00000 eedfffff 1mb reserved eee00000 ef3fffff pci local configuration registers ef400000 ef40003f 64b reserved ef400040 ef5fffff internal peripherals total ef600000 efffffff 10mb uart0 ef600300 ef600307 8b reserved ef600308 ef6003ff uart1 ef600400 ef600407 8b reserved ef600408 ef6004ff iic0 ef600500 ef60051f 32b reserved ef600520 ef6005ff opb arbiter ef600600 ef60063f 64b reserved ef600640 ef6006ff gpio controller registers ef600700 ef60077f 128b reserved ef600780 ef6007ff ethernet controller registers ef600800 ef6008ff 256b reserved ef600900 efffffff . expansion rom 2 f0000000 ffdfffff 254mb boot rom 2, 3 ffe00000 ffffffff 2mb notes: 1. the local memory/peripheral area of the memory map can be configured for sdram, rom or peripherals. 2. the boot rom and expansion rom area of the memory map are intended for use by rom or flash-type devices. while locating volatile sdram and sram in this region is supported by the controller it is not recommended that these regions be used for this purpose. 3. when the optional boot from pci memory is selected, the pci boot rom address space begins at fffe 0000 (size is 128kb). powerpc 405gp embedded processor data sheet 7 dcr address map 4kb device configuration register function base address strap/parameter start address(0:9) end address(0:9) size dcr address space 1 000 3ff 1kw (4kb) 1 reserved 000 0of 16w memory controller registers [0:8] = 000001000 010 011 2w external bus controller registers [0:8] = 000001001 012 013 2w decompression controller registers [0:8] = 000001010 014 015 2w reserved 016 017 2w on-chip memory controller registers [0:8] = 000001011 018 01f 8w reserved 020 07f 96w plb registers [0:5] = 000100 080 08f 16w reserved 090 09f 16w opb bridge out registers [0:6] = 000110 0 0a0 0a7 8w reserved 0a8 0af 8w clock, control and reset parm=0x0b0 0b0 0b7 8w power management parm=0x0b8 0b8 0bf 8w interrupt controller parm=0x0c0 0c0 0cf 16w reserved 0d0 0ff 48w dma controller registers [0:3] = 0100 100 13f 64w reserved 140 17f 64w ethernet mal registers [0:2] = 011 180 1ff 128w reserved 200 3ff 512w notes: 1. dcr address space is addressable with up to 10 bits (1024 or 1k unique addresses). each unique address represents a single 32-bit (word) register, or 1 kiloword (kw) (which equals 4 kb). powerpc 405gp embedded processor data sheet 8 on-chip memory the on-chip memory feature comprises a memory controller and a one-port 4kb static ram (sram) accessed by the processor core. features include: low-latency access to critical instructions and data performance identical to cache hits without misses contents change only under program control plb to pci interface the plb to pci interface core provides a mechanism for connecting pci devices to the local powerpc processor and local memory. this interface is compliant with version 2.2 of the pci specification. features include: internal pci bus arbiter for up to six external devices at pci bus speeds up to 66mhz. internal arbiter use is optional and can be disabled for systems which employ an external arbiter. plb 3.0 compliant plb bus frequency up to 133mhz 64-bit plb master 32-bit plb slave pci bus frequency up to 66mhz - synchronous operation at 1/n fractions of plb speed (n = 1 to 4) to 33mhz maximum - asynchronous operation from 1/8 plb frequency to 66mhz maximum 32-bit pci address/data bus power management: - pci bus power management v1.1 compliant supports 1:1, 2:1, 3:1, 4:1 clock ratios from plb to pci buffering between plb and pci: - pci target 64-byte write post buffer - pci target 96-byte read prefetch buffer - plb slave 8-byte write post buffer - plb slave 64-byte read prefetch buffer error tracking/status supports pci target side con?uration powerpc 405gp embedded processor data sheet 9 supports processor access to all pci address spaces: - single-byte pci i/o reads and writes - pci memory single-beat and prefetch-burst reads and single-beat writes - single-byte pci con?uration reads and writes (type 0 and type 1) - pci interrupt acknowledge - pci special cycle supports pci target access to all plb address spaces supports powerpc processor boot from pci memory sdram memory controller the ppc405gp memory controller core provides a low latency access path to sdram memory. a variety of system memory configurations are supported. the memory controller supports up to four logical banks. up to 256mb per bank are supported, up to a maximum of 1gb. memory timings, address and bank sizes, and memory addressing modes are programmable. features include: 11x8 to 13x11 addressing for sdram (2- and 4-bank) memory bus operates at same frequency as plb 32-bit memory interface support programmable address compare for each bank of memory - 4gb of address space industry standard 168-pin dimms are supported (some con?urations) up to 133mhz memory, includes pc133 support 4mb to 256mb per bank programmable address mapping and timing auto refresh page mode accesses with up to 4 open pages sync dram con?uration via mode set command power management (self-refresh) error checking and correction (ecc) support - standard sec/ded coverage - aligned nibble error detect - address error logging powerpc 405gp embedded processor data sheet 10 - mixed ecc/non-ecc banks - bypass mode external peripheral bus controller (ebc) up to eight rom, eprom, sram, flash, and slave peripheral i/o banks supported up to 66 mhz operation burst and non-burst devices 8-, 16-, 32-bit byte-addressable data bus width support latch data on ready, synchronous or asynchronous programmable 2k clock time-out counter with disable for ready programmable access timing per device - 256 wait states for non-burst - 32 burst wait states for ?st access and up to 8 wait states for subsequent accesses - programmable cson, csoff relative to address - programmable oeon, weon, weoff (1 to 4 clock cycles) relative to cs programmable address mapping peripheral device pacing with external ?eady external master interface - write posting from external master - read prefetching on plb for external master reads - bursting capable from external master - allows external master access to all non-ebc plb slaves - external master can control ebc slaves for own access and control dma controller supports the following transfers: - memory-to-memory transfers - buffered peripheral to memory transfers - buffered memory to peripheral transfers four channels scatter/gather capability for programming multiple dma operations 8-, 16-, 32-bit peripheral support (opb and external) powerpc 405gp embedded processor data sheet 11 32-bit addressing address increment or decrement internal 32-byte data buffering capability supports internal and external peripherals support for memory mapped peripherals support for peripherals running on slower frequency buses uart one 8-pin uart and one 4-pin uart interface provided selectable internal or external serial clock to allow wide range of baud rates register compatibility with ns16550 register set complete status reporting capability transmitter and receiver are each buffered with16-byte fifos when in fifo mode fully programmable serial-interface characteristics supports dma using internal dma engine iic bus interface compliant with phillips?semiconductors i 2 c speci?ation, dated 1995 operation at 100khz or 400khz 8-bit data 10- or 7-bit address slave transmitter and receiver master transmitter and receiver multiple bus masters supports ?ed v dd iic interface two independent 4 x 1 byte data buffers twelve memory-mapped, fully programmable con?uration registers one programmable interrupt request signal provides full management of all iic bus protocol programmable error recovery powerpc 405gp embedded processor data sheet 12 general purpose io (gpio) controller controller functions and gpio registers are programmed and accessed via memory-mapped opb bus master accesses all gpios are pin-shared with other functions. dcrs control whether a particular pin that has gpio capabilities acts as a gpio or is used for another purpose. twenty-three gpios are multiplexed with: - 7 of 8 chip selects - all seven external interrupts - all nine instruction trace pins each gpio output is separately programmable to emulate an open-drain driver (i.e., drives to zero, three- stated if output bit is 1) universal interrupt controller (uic) the universal interrupt controller (uic) provides the control, status, and communications necessary between the various sources of interrupts and the local powerpc processor. features include: supports 7 external and 19 internal interrupts edge triggered or level-sensitive positive or negative active non-critical or critical interrupt to ppc405 processor core programmable critical interrupt priority ordering programmable critical interrupt vector for faster vector processing 10/100 mbps ethernet mac capable of handling full/half duplex 100mbps and 10mbps operation uses the medium independent interface (mii) to the physical layer (phy not included on chip) jtag ieee 1149.1 test access port ibm riscwatch debugger support jtag boundary scan description language (bsdl) powerpc 405gp embedded processor data sheet 13 25mm, 413-ball e-pbga package a 1.00 ? 0.635 solder ball x 413 25.0 22.0 25.0 a b c 0.20 ? 0.30 ? 0.10 m c a b 15.7 max 0.20 c c 0.539 ref 0.5 0.1 typ glob top b c d e f g h j k l m aa n p r t u v w y ab ac 135 7 911131517 19 2 4 6 810 12 14 16 18 21 23 20 22 top view bottom view 0.35 c note: all dimensions are in mm. m a1 ball corner 0.25 c thermal balls powerpc 405gp embedded processor data sheet 14 27mm, 456-ball e-pbga package a s 1.00 ? 0.55 0.15 solderball x 456 26 af 27.0 25.0 27.0 a b c 0.20 ? 0.40 ? 0.20 s c a b s s 24.0 ref small radius corner corresponds to ejector mark 1.80 x 0.10 0.15 c c 2.21 0.45 b c d e f g h j k l m aa n p r t u v w y ab ac ad ae thermal balls a1 ball location 135 7 911131517 19 2 4 6 810 12 14 16 18 21 23 25 20 22 24 top view bottom view 0.35 c r 0.10 r 0.50 index mark 16.00 16.00 c 4.00 1.10 note: all dimensions are in mm. powerpc 405gp embedded processor data sheet 15 35mm, 456-ball e-pbga package a s 1.27 typ 0.65 0.05 solderball x 456 26 af 35.0 0.2 31.75 35.0 b a c 0.20 ? 0.30 ? 0.15 s c a b s s 33.5 ref 17.5 typ gold gate release corresponds to reserved area for ejector pin mark x 4 typ corner shape is chamferred or rounded 0.20 c c 2.49 ref 0.6 0.1 pcb substrate mold compound b c d e f g h j k l m aa n p r t u v w y ab ac ad ae thermal balls a1 ball location 135 7 911131517 19 2 4 6 810 12 14 16 18 21 23 25 20 22 24 top view bottom view 0.25 0.35 c c note: all dimensions are in mm. 2.65 max powerpc 405gp embedded processor data sheet 16 pin lists the ppc405gp embedded controller is available as a 456-ball or a 413-ball e-pbga package. the 456-ball package is available in two sizes?5 millimeters and 27 millimeters. the 413-ball package size is 25 millimeters. in this section there are three tables that correlate the external signals to the physical package pin (ball) on which they appear. the following table lists all the external signals in alphabetical order and shows the ball number on which the signal appears. multiplexed signals are shown as a signal name followed by a second signal name in brackets. the page number listed gives the page in ?ignal functional description?on page 33 where the signals in the indicated interface group begin. signals listed alphabetically (part 1 of 10) signal name 413 -ball 456-ball interface group page av dd l21 d25 system 43 ba0 ba1 n16 n17 ab24 ac24 sdram 36 banksel0 banksel1 banksel2 banksel3 ac19 ab17 ac17 ab14 ad17 af17 ae15 ac14 sdram 36 b e0 [pcic0] b e1 [pcic1] b e2 [pcic2] b e3 [pcic3] d16 c22 e23 p23 d19 f24 k24 r26 pci 33 busreq t1 r3 external master peripheral 41 cas r15 ab23 sdram 36 clken0 clken1 ab22 y20 ab25 ac25 sdram 36 dmaack0 dmaack1 dmaack2 dmaack3 a17 b14 a15 a8 d16 b15 b14 c12 external slave peripheral 38 dmareq0 dmareq1 dmareq2 dmareq3 c13 a16 b9 c6 c16 d14 c11 a7 external slave peripheral 38 dqm0 dqm1 dqm2 dqm3 u12 ac5 ac2 aa2 ac12 ac10 ac6 aa3 sdram 36 dqmcb ab13 ac15 sdram f 36 drvrinh1 drvrinh2 h17 g17 e24 e23 system 43 ecc0 ecc1 ecc2 ecc3 ecc4 ecc5 ecc6 ecc7 aa12 ac15 ab12 ac14 ac12 ac10 ac9 ab11 ae14 af15 af14 ad13 af13 af12 ae13 ad12 sdram 36 emcmdclk j20 h24 ethernet 35 emcmdio[phymdio] t17 ad26 ethernet 35 powerpc 405gp embedded processor data sheet 17 emctxd0 emctxd1 emctxd2 emctxd3 f22 k21 j22 r23 j26 l25 l24 p25 ethernet 35 emctxen j21 k23 ethernet 35 emctxerr k20 k25 ethernet 35 eot0[tc0] eot1[tc1] eot2[tc2] eot3[tc3] c2 g4 u3 v3 f3 g2 v2 y1 external slave peripheral 38 extack u4 y3 external master peripheral 41 extreq v4 y4 external master peripheral 41 extreset r2 t3 external master peripheral 41 gnd a1 a6 a18 a23 c14 d14 f1 f23 j11 j13 k11-k13 l1 l4 l11-l13 m4 m11-m13 m20 n11-n13 n20 n23 p11-p13 r11 r13 v1 v23 y10 aa10 ac1 ac6 ac18 ac23 a1 a2 a6 a11 a16 a19 1 a21 a26 b2 b25 b26 c3 c24 d4 d23 e5 e9 e13 e14 e18 e22 f1 f26 h1 1 j5 j22 l1 l11-l16 l26 m11-m16 n5 n11-n16 n22 p5 p11-p16 p22 r11-r16 t1 t11-t16 t26 v5 v22 w26 1 aa1 aa26 ab5 ground notes: 1. reserved on 27mm package. gnd on 35mm package. 2. on the 456-ball packages, l11-l16, m11-m16, n11-n16, p11-p16, r11-r16, and t11-t16 are also thermal balls. 3. on the 413-ball package, j11, j13, k11-k13, l11-l13, m11-n13 , n11-n13, p11-p13, r11, and r13 are also thermal balls. 44 signals listed alphabetically (part 2 of 10) signal name 413 -ball 456-ball interface group page powerpc 405gp embedded processor data sheet 18 gnd ab9 ab13 ab14 ab18 ab22 ac4 ac23 ad3 ad24 ae1 ae2 ae25 af1 af6 af8 1 af11 af16 af21 af25 af26 ground notes: 1. reserved on 27mm package. gnd on 35mm package. 2. on the 456-ball packages, l11-l16, m11-m16, n11-n16, p11-p16, r11-r16, and t11-t16 are also thermal balls. 3. on the 413-ball package, j11, j13, k11-k13, l11-l13, m11-n13 , n11-n13, p11-p13, r11, and r13 are also thermal balls. 44 g nt [pcireq0 ] d15 c19 pci 33 gpio1[ts1e] gpio2[ts2e] gpio3[ts1o] gpio4[ts2o] gpio5[ts3] gpio6[ts4] gpio7[ts5] gpio8[ts6] gpio9[trcclk] a20 c19 a21 ab18 ac4 ab4 ac3 y6 t7 d18 c20 a22 af18 ac9 ae8 af5 ac7 ab3 system 43 gpio10[percs1 ] gpio11[percs2 ] gpio12[percs3 ] gpio13[percs4 ] gpio14[percs5 ] gpio15[percs6 ] gpio16[percs7 ] h11 g8 d5 c7 d10 b6 c10 c4 c5 a4 b9 b10 a9 b11 system 43 gpio17[irq0] gpio18[irq1] gpio19[irq2] gpio20[irq3] gpio21[irq4] gpio22[irq5] gpio23[irq6] u21 y23 r20 y22 w21 u20 aa22 v25 v23 w24 w25 y24 y25 aa24 system 43 halt aa23 ab26 system 43 holdack p4 u2 external master peripheral 41 holdpri p3 t2 external master peripheral 41 holdreq v2 v1 external master peripheral 41 iicscl ab3 ad6 internal peripheral 41 iicsda y7 ae7 internal peripheral 41 irq0[gpio17] irq1[gpio18] irq2[gpio19] irq3[gpio20] irq4[gpio21] irq5[gpio22] irq6[gpio23] u21 y23 r20 y22 w21 u20 aa22 v25 v23 w24 w25 y24 y25 aa24 interrupts 42 signals listed alphabetically (part 3 of 10) signal name 413 -ball 456-ball interface group page powerpc 405gp embedded processor data sheet 19 memaddr0 memaddr1 memaddr2 memaddr3 memaddr4 memaddr5 memaddr6 memaddr7 memaddr8 memaddr9 memaddr10 memaddr11 memaddr12 aa21 ac22 aa20 ab21 aa19 ab20 ac21 y16 y15 ab19 ac20 aa16 aa15 ae22 ac21 ae21 ad21 af22 ae20 ac19 ae19 ad19 ac18 af19 ad18 ac17 sdram 36 memclkout0 memclkout1 w20 ab23 ac26 aa23 sdram 36 memdata0 memdata1 memdata2 memdata3 memdata4 memdata5 memdata6 memdata7 memdata8 memdata9 memdata10 memdata11 memdata12 memdata13 memdata14 memdata15 memdata16 memdata17 memdata18 memdata19 memdata20 memdata21 memdata22 memdata23 memdata24 memdata25 memdata26 memdata27 memdata28 memdata29 memdata30 memdata31 ac8 ab10 aa11 ac7 ab7 ab9 ab8 ab6 aa9 aa7 y9 aa6 y8 aa5 aa4 ab2 y4 t11 u11 r9 m9 aa3 ab1 y3 w3 y2 aa1 t4 r4 w2 y1 t3 ac13 ae12 ad11 ac11 af10 ae11 ad10 af9 ad9 ae9 ad8 af7 ac8 ad7 ae6 ae5 ae4 ad5 ad4 ac5 ad1 ab2 aa4 aa2 ab1 y2 w4 w2 w3 v4 w1 v3 sdram 36 signals listed alphabetically (part 4 of 10) signal name 413 -ball 456-ball interface group page powerpc 405gp embedded processor data sheet 20 ov dd a11 d11 g10 g15 h9 h10 h14 h15 j7 j8 j10 j14 j16 j17 k3 k4 k8 k16 l23 n1 p8 p16 p20 p21 r7 r8 r10 r14 r16 r17 t9 t10 t14 t15 u9 u14 y13 ac13 b17 1 c13 1 e6 e7 e8 e19 e20 e21 f5 f22 g5 g22 h5 h22 k2 1 n24 1 p3 1 u25 1 w5 w22 y5 y22 aa5 aa22 ab6 ab7 ab8 ab19 ab20 ab21 ad14 1 ae10 1 output driver voltage notes: 1. reserved on 27mm package. ov dd on 35mm package. 44 signals listed alphabetically (part 5 of 10) signal name 413 -ball 456-ball interface group page powerpc 405gp embedded processor data sheet 21 pciad0 pciad1 pciad2 pciad3 pciad4 pciad5 pciad6 pciad7 pciad8 pciad9 pciad10 pciad11 pciad12 pciad13 pciad14 pciad15 pciad16 pciad17 pciad18 pciad19 pciad20 pciad21 pciad22 pciad23 pciad24 pciad25 pciad26 pciad27 pciad28 pciad29 pciad30 pciad31 b17 b15 b16 b18 a19 c15 c17 c18 c20 d19 a22 b22 d20 h13 m15 d21 g22 h22 g23 l22 m21 j23 m22 k23 n22 m16 t23 p22 n21 u22 r22 v22 a17 b16 c17 a18 d17 c18 b18 a20 b21 a23 d21 b22 b23 c22 c26 f25 k26 l23 m25 m23 n25 m26 n26 p24 r24 r23 p23 r25 t24 u26 t25 v26 pci 33 pcic0[be0 ] pcic1[be1 ] pcic2[be2 ] pcic3[be3 ] d16 c22 e23 p23 d19 f24 k24 r26 pci 33 pciclk d17 b20 pci 33 pcidevsel h20 h25 pci 33 pciframe h21 j24 pci 33 pcignt0 [req ] pcignt1 pcignt2 pcignt3 pcignt4 pcignt5 w23 u23 b23 d23 k22 h23 u23 t23 f23 h26 n23 m24 pci 33 pciidsel m23 p26 pci 33 pciint [perwe ] g13 c23 pci 33 pciirdy e22 j23 pci 33 pciparity e21 e26 pci 33 pciperr d22 g25 pci 33 pcireq0 [gnt ] pcireq1 pcireq2 pcireq3 pcireq4 pcireq5 d15 b21 b20 g16 f20 g21 c19 c21 b19 a24 g23 j25 pci 33 pcireset k14 b24 pci 33 pciserr g20 g24 pci 33 signals listed alphabetically (part 6 of 10) signal name 413 -ball 456-ball interface group page powerpc 405gp embedded processor data sheet 22 pcistop c23 h23 pci 33 pcitrdy f21 g26 pci 33 peraddr0 peraddr1 peraddr2 peraddr3 peraddr4 peraddr5 peraddr6 peraddr7 peraddr8 peraddr9 peraddr10 peraddr11 peraddr12 peraddr13 peraddr14 peraddr15 peraddr16 peraddr17 peraddr18 peraddr19 peraddr20 peraddr21 peraddr22 peraddr23 peraddr24 peraddr25 peraddr26 peraddr27 peraddr28 peraddr29 peraddr30 peraddr31 g7 j12 c11 c3 a2 c4 b3 d6 c5 b4 d7 a3 d8 d9 b5 a4 c8 c9 a5 b7 b8 a7 b10 b11 c12 a9 b12 a10 a12 a14 b13 g12 d5 a3 b4 b5 d6 b6 c6 d7 a5 b7 c7 d8 b8 c8 d9 a8 c9 d10 c10 a10 d11 b12 d13 d12 b13 a12 a13 c14 a14 a15 c15 d15 external slave peripheral note: peraddr0 is the most significant bit (msb) on this bus. 38 perblast d3 f2 external slave peripheral 38 perclk j9 e4 external master peripheral 41 percs0 percs1 [gpio10] percs2 [gpio11] percs3 [gpio12] percs4 [gpio13] percs5 [gpio14] percs6 [gpio15] percs7 [gpio16] g11 h11 g8 d5 c7 d10 b6 c10 b3 c4 c5 a4 b9 b10 a9 b11 external slave peripheral 38 signals listed alphabetically (part 7 of 10) signal name 413 -ball 456-ball interface group page powerpc 405gp embedded processor data sheet 23 perdata0 perdata1 perdata2 perdata3 perdata4 perdata5 perdata6 perdata7 perdata8 perdata9 perdata10 perdata11 perdata12 perdata13 perdata14 perdata15 perdata16 perdata17 perdata18 perdata19 perdata20 perdata21 perdata22 perdata23 perdata24 perdata25 perdata26 perdata27 perdata28 perdata29 perdata30 perdata31 r3 w1 u2 t2 u1 p2 n2 m3 r1 m2 p1 m1 k1 j1 l2 m8 h1 k2 l3 g1 g2 j2 h2 f2 e1 j3 g3 d1 j4 f3 d2 h4 u4 u3 u1 t4 r2 p4 r4 p2 r1 p1 n3 n1 m1 n2 m3 m4 n4 m2 l3 l4 k1 l2 k3 j1 k4 j3 j2 j4 h3 g1 h2 h4 external slave peripheral note: perdata0 is the most significant bit (msb) on this bus. 38 pererr h8 b1 external master peripheral 41 peroe k10 c2 external slave peripheral 38 perpar0 perpar1 perpar2 perpar3 l7 f4 e3 c1 d3 g4 g3 e1 external slave peripheral 38 perready l8 e3 external slave peripheral 38 perr/w h7 c1 external slave peripheral 38 perwbe0 perwbe1 perwbe2 perwbe3 d4 b2 b1 e4 d2 e2 f4 d1 external slave peripheral 38 p erwe [pciint ] g13 c23 pci 33 phycol y21 aa25 ethernet 35 phycrs t20 w23 ethernet 35 phyrxclk aa18 af20 ethernet 35 phymdio[emcmdio] t17 ad26 ethernet 35 phyrxd0 phyrxd1 phyrxd2 phyrxd3 aa13 y19 y18 y17 ae23 af23 ac20 ad20 ethernet 35 phyrxdv r21 v24 ethernet 35 phyrxerr t22 u24 ethernet 35 phytxclk c21 e25 ethernet 35 signals listed alphabetically (part 8 of 10) signal name 413 -ball 456-ball interface group page powerpc 405gp embedded processor data sheet 24 ras r12 af24 sdram 36 rcvrinh l17 c25 system 43 r eq [pcignt0 ] w23 u23 pci 33 reserved b19 c16 d18 e2 h3 t21 v20 v21 w22 y5 1 aa8 ab5 a19 2 b17 3 c13 3 d20 h1 2 k2 3 n24 3 p3 3 u25 3 w26 2 y23 y26 af4 1 af8 2 ad14 3 ae10 3 other notes: 1. y5 (on the 413-ball package) and af4 must be tied to ov dd or gnd. all other reserved pins should be left unconnected. 2. reserved on 27mm package. gnd on 35mm package. 3. reserved on 27mm package. ov dd on 35mm package. 44 sysclk h16 a25 system 43 syserr p14 ad25 system 43 sysreset j15 d22 system 43 tck u16 ad22 jtag 42 tc0[eot0] tc1[eot1] tc2[eot2] tc3[eot3] c2 g4 u3 v3 f3 g2 v2 y1 external slave peripheral 38 tdi u13 ae24 jtag 42 tdo t13 ad23 jtag 42 testen e20 d26 system 43 tmrclk l16 d24 system 43 tms u17 ac22 jtag 42 trcclk[gpio9] t7 ab3 system 43 trst t16 ae26 jtag 42 ts1e[gpio1] ts2e[gpio2] ts1o[gpio3] ts2o[gpio4] ts3[gpio5] ts4[gpio6] ts5[gpio7] ts6[gpio8] a20 c19 a21 ab18 ac4 ab4 ac3 y6 d18 c20 a22 af18 ac9 ae8 af5 ac7 43 uart0_cts u7 ab4 internal peripheral 41 uart0_dcd aa17 ae18 internal peripheral 41 uart0_dsr p10 ae3 internal peripheral 41 uart0_dtr t8 af2 internal peripheral 41 uart0_ri ac16 ad15 internal peripheral 41 uart0_rts ab15 ad16 internal peripheral 41 uart0_rx aa14 ae16 internal peripheral 41 uart0_tx u8 af3 internal peripheral 41 signals listed alphabetically (part 9 of 10) signal name 413 -ball 456-ball interface group page powerpc 405gp embedded processor data sheet 25 u art1_cts [uart1_dsr ] n8 ac3 internal peripheral 41 uart1_dsr [u art1_cts ] n8 ac3 internal peripheral 41 u art1_dtr [uart1_rts ] n7 ad2 internal peripheral 41 uart1_r ts [uart1_dtr ] n7 ad2 internal peripheral 41 uart1_rx w4 ac1 internal peripheral 41 uart1_tx n3 ac2 internal peripheral 41 uartserclk y14 ae17 internal peripheral 41 v dd a13 d12 d13 k9 k15 l9 l10 l14 l15 l20 m10 m14 n4 n9 n10 n14 n15 p9 p15 y11 y12 ac11 e10 e11 e12 e15 e16 e17 k5 k22 l5 l22 m5 m22 r5 r22 t5 t22 u5 u22 ab10 ab11 ab12 ab15 ab16 ab17 logic voltage 44 we ab16 ac16 sdram 36 signals listed alphabetically (part 10 of 10) signal name 413 -ball 456-ball interface group page powerpc 405gp embedded processor data sheet 26 signals listed by ball assignment?13-ball package (part 1 of 3) ball signal name ball signal name ball signal name ball signal name a1 gnd b17 pciad0 d10 percs5 [gpio14] g13 pciint [perwe ] a2 peraddr4 b18 pciad3 d11 ov dd g15 ov dd a3 peraddr11 b19 reserved d12 v dd g16 pcireq3 a4 peraddr15 b20 pcireq2 d13 v dd g17 drvrinh2 a5 peraddr18 b21 pcireq1 d14 gnd g20 pciserr a6 gnd b22 pciad11 d15 pcireq0 [gnt ] g21 pcireq5 a7 peraddr21 b23 pcignt2 d16 pcic0[be0 ] g22 pciad16 a8 dmaack3 c1 perpar3 d17 pciclk g23 pciad18 a9 peraddr25 c2 eot0[tc0] d18 reserved h1 perdata16 a10 peraddr27 c3 peraddr3 d19 pciad9 h2 perdata22 a11 ov dd c4 peraddr5 d20 pciad12 h3 reserved a12 peraddr28 c5 peraddr8 d21 pciad15 h4 perdata31 a13 v dd c6 dmareq3 d22 pciperr h7 perr/w a14 peraddr29 c7 percs4 [gpio13] d23 pcignt3 h8 pererr a15 dmaack2 c8 peraddr16 e1 perdata24 h9 ov dd a16 dmareq1 c9 peraddr17 e2 reserved h10 ov dd a17 dmaack0 c10 percs7 [gpio16] e3 perpar2 h11 percs1 [gpio10] a18 gnd c11 peraddr2 e4 perw be3 h13 pciad13 a19 pciad4 c12 peraddr24 e20 testen h14 ov dd a20 gpio1[ts1e] c13 dmareq0 e21 pciparity h15 ov dd a21 gpio3[ts1o] c14 gnd e22 pciirdy h16 sysclk a22 pciad10 c15 pciad5 e23 pcic2[be2 ] h17 drvinh1 a23 gnd c16 reserved f1 gnd h20 pcidevsel b1 perwbe2 c17 pciad6 f2 perdata23 h21 pciframe b2 perwbe1 c18 pciad7 f3 perdata29 h22 pciad17 b3 peraddr6 c19 gpio2[ts2e] f4 perpar1 h23 pcignt5 b4 peraddr9 c20 pciad8 f20 pcireq4 j1 perdata13 b5 peraddr14 c21 phytxclk f21 pcitrdy j2 perdata21 b6 percs6 [gpio15] c22 pcic1[be1 ] f22 emctxd0 j3 perdata25 b7 peraddr19 c23 pcistop f23 gnd j4 perdata28 b8 peraddr20 d1 perdata27 g1 perdata19 j7 ov dd b9 dmareq2 d2 perdata30 g2 perdata20 j8 ov dd b10 peraddr22 d3 perblast g3 perdata26 j9 perclk b11 peraddr23 d4 perwbe0 g4 eot1[tc1] j10 ov dd b12 peraddr26 d5 percs3 [gpio12] g7 peraddr0 j11 gnd b13 peraddr30 d6 peraddr7 g8 percs2 [gpio11] j12 peraddr1 b14 dmaack1 d7 peraddr10 g10 ov dd j13 gnd b15 pciad1 d8 peraddr12 g11 percs0 j14 ov dd b16 pciad2 d9 peraddr13 g12 peraddr31 j15 sysreset powerpc 405gp embedded processor data sheet 27 j16 ov dd l20 v dd n22 pciad24 t1 busreq j17 ov dd l21 av dd n23 gnd t2 perdata3 j20 emcmdclk l22 pciad19 p1 perdata10 t3 memdata31 j21 emctxen l23 ov dd p2 perdata5 t4 memdata27 j22 emctxd2 m1 perdata11 p3 holdpri t7 gpio9[trcclk] j23 pciad21 m2 perdata9 p4 holdack t8 uart0_dtr k1 perdata12 m3 perdata7 p8 ov dd t9 ov dd k2 perdata17 m4 gnd p9 v dd t10 ov dd k3 ov dd m8 perdata15 p10 uart0_dsr t11 memdata17 k4 ov dd m9 memdata20 p11 gnd t13 tdo k8 ov dd m10 v dd p12 gnd t14 ov dd k9 v dd m11 gnd p13 gnd t15 ov dd k10 peroe m12 gnd p14 syserr t16 trst k11 gnd m13 gnd p15 v dd t17 emcmdio [phymdio] k12 gnd m14 v dd p16 ov dd t20 phycrs k13 gnd m15 pciad14 p20 ov dd t21 reserved k14 pcireset m16 pciad25 p21 ov dd t22 phyrxerr k15 v dd m20 gnd p22 pciad27 t23 pciad26 k16 ov dd m21 pciad20 p23 pcic3[be3 ] u1 perdata4 k20 emctxerr m22 pciad22 r1 perdata8 u2 perdata2 k21 emctxd1 m23 pciidsel r2 extreset u3 eot2[tc2] k22 pcignt4 n1 ov dd r3 perdata0 u4 extack k23 pciad23 n2 perdata6 r4 memdata28 u7 uart0_cts l1 gnd n3 uart1_tx r7 ov dd u8 uart0_tx l2 perdata14 n4 v dd r8 ov dd u9 ov dd l3 perdata18 n7 uart1_rts [uart1_dtr ] r9 memdata19 u11 memdata18 l4 gnd n8 uart1_dsr [uart1_cts ] r10 ov dd u12 dqm0 l7 perpar0 n9 v dd r11 gnd u13 tdi l8 perready n10 v dd r12 ras u14 ov dd l9 v dd n11 gnd r13 gnd u16 tck l10 v dd n12 gnd r14 ov dd u17 tms l11 gnd n13 gnd r15 cas u20 irq5[gpio22] l12 gnd n14 v dd r16 ov dd u21 irq0[gpio17] l13 gnd n15 v dd r17 ov dd u22 pciad29 l14 v dd n16 ba0 r20 irq2[gpio19] u23 pcignt1 l15 v dd n17 ba1 r21 phyrxdv v1 gnd l16 tmrclk n20 gnd r22 pciad30 v2 holdreq l17 rcvinh n21 pciad28 r23 emctxd3 v3 eot3[tc3] signals listed by ball assignment?13-ball package (part 2 of 3) ball signal name ball signal name ball signal name ball signal name powerpc 405gp embedded processor data sheet 28 v4 extreq y15 memaddr8 aa19 memaddr4 ab23 memclkout1 v20 reserved y16 memaddr7 aa20 memaddr2 ac1 gnd v21 reserved y17 phyrxd3 aa21 memaddr0 ac2 dqm2 v22 pciad31 y18 phyrxd2 aa22 irq6[gpio23] ac3 gpio7[ts5] v23 gnd y19 phyrxd1 aa23 halt ac4 gpio5[ts3] w1 perdata1 y20 clken1 ab1 memdata22 ac5 dqm1 w2 memdata29 y21 phycol ab2 memdata15 ac6 gnd w3 memdata24 y22 irq3[gpio20] ab3 iicscl ac7 memdata3 w4 uart1_rx y23 irq1[gpio18] ab4 gpio6[ts4] ac8 memdata0 w20 memclkout0 aa1 memdata26 ab5 reserved ac9 ecc6 w21 irq4[gpio21] aa2 dqm3 ab6 memdata7 ac10 ecc5 w22 reserved aa3 memdata21 ab7 memdata4 ac11 v dd w23 pcignt0 [req ] aa4 memdata14 ab8 memdata6 ac12 ecc4 y1 memdata30 aa5 memdata13 ab9 memdata5 ac13 ov dd y2 memdata25 aa6 memdata11 ab10 memdata1 ac14 ecc3 y3 memdata23 aa7 memdata9 ab11 ecc7 ac15 ecc1 y4 memdata16 aa8 reserved ab12 ecc2 ac16 uart0_ri y5 reserved aa9 memdata8 ab13 dqmcb ac17 banksel2 y6 gpio8[ts6] aa10 gnd ab14 banksel3 ac18 gnd y7 iicsda aa11 memdata2 ab15 uart0_rts ac19 banksel0 y8 memdata12 aa12 ecc0 ab16 we ac20 memaddr10 y9 memdata10 aa13 phyrxd0 ab17 banksel1 ac21 memaddr6 y10 gnd aa14 uart0_rx ab18 gpio4[ts2o] ac22 memaddr1 y11 v dd aa15 memaddr12 ab19 memaddr9 ac23 gnd y12 v dd aa16 memaddr11 ab20 memaddr5 y13 ov dd aa17 uart0_dcd ab21 memaddr3 y14 uartserclk aa18 phyrxclk ab22 clken0 signals listed by ball assignment?13-ball package (part 3 of 3) ball signal name ball signal name ball signal name ball signal name powerpc 405gp embedded processor data sheet 29 signals listed by ball assignment?56-ball package (part 1 of 3) ball signal name ball signal name ball signal name ball signal name a1 gnd b14 dmaack2 d1 perw be3 e14 gnd a2 gnd b15 dmaack1 d2 perwbe0 e15 v dd a3 peraddr1 b16 pciad1 d3 perpar0 e16 v dd a4 percs3 [gpio12] b17 res ?27/ov dd ?35 d4 gnd e17 v dd a5 peraddr8 b18 pciad6 d5 peraddr0 e18 gnd a6 gnd b19 pcireq2 d6 peraddr4 e19 ov dd a7 dmareq3 b20 pciclk d7 peraddr7 e20 ov dd a8 peraddr15 b21 pciad8 d8 peraddr11 e21 ov dd a9 percs6 [gpio15] b22 pciad11 d9 peraddr14 e22 gnd a10 peraddr19 b23 pciad12 d10 peraddr17 e23 drvrinh2 a11 gnd b24 pcireset d11 peraddr20 e24 drvinh1 a12 peraddr25 b25 gnd d12 peraddr23 e25 phytxclk a13 peraddr26 b26 gnd d13 peraddr22 e26 pciparity a14 peraddr28 c1 perr/w d14 dmareq1 f1 gnd a15 peraddr29 c2 peroe d15 peraddr31 f2 perblast a16 gnd c3 gnd d16 dmaack0 f3 eot0[tc0] a17 pciad0 c4 percs1 [gpio10] d17 pciad4 f4 perwbe2 a18 pciad3 c5 percs2 [gpio11] d18 gpio1[ts1e] f5 ov dd a19 res ?27/gnd ?35 c6 peraddr6 d19 pcic0[be0 ] f22 ov dd a20 pciad7 c7 peraddr10 d20 reserved f23 pcignt2 a21 gnd c8 peraddr13 d21 pciad10 f24 pcic1[be1 ] a22 gpio3[ts1o] c9 peraddr16 d22 sysreset f25 pciad15 a23 pciad9 c10 peraddr18 d23 gnd f26 gnd a24 pcireq3 c11 dmareq2 d24 tmrclk g1 perdata29 a25 sysclk c12 dmaack3 d25 av dd g2 eot1[tc1] a26 gnd c13 res ?27/ov dd ?35 d26 testen g3 perpar2 b1 pererr c14 peraddr27 e1 perpar3 g4 perpar1 b2 gnd c15 peraddr30 e2 perwbe1 g5 ov dd b3 percs0 c16 dmareq0 e3 perready g22 ov dd b4 peraddr2 c17 pciad2 e4 perclk g23 pcireq4 b5 peraddr3 c18 pciad5 e5 gnd g24 pciserr b6 peraddr5 c19 pcireq0 [gnt ]e6 ov dd g25 pciperr b7 peraddr9 c20 gpio2[ts2e] e7 ov dd g26 pcitrdy b8 peraddr12 c21 pcireq1 e8 ov dd h1 res ?27/gnd ?35 b9 percs4 [gpio13] c22 pciad13 e9 gnd h2 perdata30 b10 percs5 [gpio14] c23 pciint [perwe ] e10 v dd h3 perdata28 b11 percs7 [gpio16] c24 gnd e11 v dd h4 perdata31 b12 peraddr21 c25 rcvinh e12 v dd h5 ov dd b13 peraddr24 c26 pciad14 e13 gnd h22 ov dd powerpc 405gp embedded processor data sheet 30 h23 pcistop m1 perdata12 p14 gnd u1 perdata2 h24 emcmdclk m2 perdata17 p15 gnd u2 holdack h25 pcidevsel m3 perdata14 p16 gnd u3 perdata1 h26 pcignt3 m4 perdata15 p22 gnd u4 perdata0 j1 perdata23 m5 v dd p23 pciad26 u5 v dd j2 perdata26 m11 gnd p24 pciad23 u22 v dd j3 perdata25 m12 gnd p25 emctxd3 u23 pcignt0 [req ] j4 perdata27 m13 gnd p26 pciidsel u24 phyrxerr j5 gnd m14 gnd r1 perdata8 u25 res ?27/ov dd ?35 j22 gnd m15 gnd r2 perdata4 u26 pciad29 j23 pciirdy m16 gnd r3 busreq v1 holdreq j24 pciframe m22 v dd r4 perdata6 v2 eot2[tc2] j25 pcireq5 m23 pciad19 r5 v dd v3 memdata31 j26 emctxd0 m24 pcignt5 r11 gnd v4 memdata29 k1 perdata20 m25 pciad18 r12 gnd v5 gnd k2 res ?27/ov dd ?35 m26 pciad21 r13 gnd v22 gnd k3 perdata22 n1 perdata11 r14 gnd v23 irq1[gpio18] k4 perdata24 n2 perdata13 r15 gnd v24 phyrxdv k5 v dd n3 perdata10 r16 gnd v25 irq0[gpio17] k22 v dd n4 perdata16 r22 v dd v26 pciad31 k23 emctxen n5 gnd r23 pciad25 w1 memdata30 k24 pcic2[be2 ] n11 gnd r24 pciad24 w2 memdata27 k25 emctxerr n12 gnd r25 pciad27 w3 memdata28 k26 pciad16 n13 gnd r26 pcic3[be3 ] w4 memdata26 l1 gnd n14 gnd t1 gnd w5 ov dd l2 perdata21 n15 gnd t2 holdpri w22 ov dd l3 perdata18 n16 gnd t3 extreset w23 phycrs l4 perdata19 n22 gnd t4 perdata3 w24 irq2[gpio19] l5 v dd n23 pcignt4 t5 v dd w25 irq3[gpio20] l11 gnd n24 res ?27/ov dd ?35 t11 gnd w26 res ?27/gnd ?35 l12 gnd n25 pciad20 t12 gnd y1 eot3[tc3] l13 gnd n26 pciad22 t13 gnd y2 memdata25 l14 gnd p1 perdata9 t14 gnd y3 extack l15 gnd p2 perdata7 t15 gnd y4 extreq l16 gnd p3 res ?27/ov dd ?35 t16 gnd y5 ov dd l22 v dd p4 perdata5 t22 v dd y22 ov dd l23 pciad17 p5 gnd t23 pcignt1 y23 reserved l24 emctxd2 p11 gnd t24 pciad28 y24 irq4[gpio21] l25 emctxd1 p12 gnd t25 pciad30 y25 irq5[gpio22] l26 gnd p13 gnd t26 gnd y26 reserved signals listed by ball assignment?56-ball package (part 2 of 3) ball signal name ball signal name ball signal name ball signal name powerpc 405gp embedded processor data sheet 31 aa1 gnd ab26 halt ad9 memdata8 ae18 uart0_dcd aa2 memdata23 ac1 uart1_rx ad10 memdata6 ae19 memaddr7 aa3 dqm3 ac2 uart1_tx ad11 memdata2 ae20 memaddr5 aa4 memdata22 ac3 uart1_dsr [uart1_cts ] ad12 ecc7 ae21 memaddr2 aa5 ov dd ac4 gnd ad13 ecc3 ae22 memaddr0 aa22 ov dd ac5 memdata19 ad14 res ?27/ov dd ?35 ae23 phyrxd0 aa23 memclkout1 ac6 dqm2 ad15 uart0_ri ae24 tdi aa24 irq6[gpio23] ac7 gpio8[ts6] ad16 uart0_rts ae25 gnd aa25 phycol ac8 memdata12 ad17 banksel0 ae26 trst aa26 gnd ac9 gpio5[ts3] ad18 memaddr11 af1 gnd ab1 memdata24 ac10 dqm1 ad19 memaddr8 af2 uart0_dtr ab2 memdata21 ac11 memdata3 ad20 phyrxd3 af3 uart0_tx ab3 gpio9[trcclk] ac12 dqm0 ad21 memaddr3 af4 reserved ab4 uart0_cts ac13 memdata0 ad22 tck af5 gpio7[ts5] ab5 gnd ac14 banksel3 ad23 tdo af6 gnd ab6 ov dd ac15 dqmcb ad24 gnd af7 memdata11 ab7 ov dd ac16 we ad25 syserr af8 res ?27/gnd ?35 ab8 ov dd ac17 memaddr12 ad26 emcmdio [phymdio] af9 memdata7 ab9 gnd ac18 memaddr9 ae1 gnd af10 memdata4 ab10 v dd ac19 memaddr6 ae2 gnd af11 gnd ab11 v dd ac20 phyrxd2 ae3 uart0_dsr af12 ecc5 ab12 v dd ac21 memaddr1 ae4 memdata16 af13 ecc4 ab13 gnd ac22 tms ae5 memdata15 af14 ecc2 ab14 gnd ac23 gnd ae6 memdata14 af15 ecc1 ab15 v dd ac24 ba1 ae7 iicsda af16 gnd ab16 v dd ac25 clken1 ae8 gpio6[ts4] af17 banksel1 ab17 v dd ac26 memclkout0 ae9 memdata9 af18 gpio4[ts2o] ab18 gnd ad1 memdata20 ae10 res ?27/ov dd ?35 af19 memaddr10 ab19 ov dd ad2 uart1_rts [uart1_dtr ] ae11 memdata5 af20 phyrxclk ab20 ov dd ad3 gnd ae12 memdata1 af21 gnd ab21 ov dd ad4 memdata18 ae13 ecc6 af22 memaddr4 ab22 gnd ad5 memdata17 ae14 ecc0 af23 phyrxd1 ab23 cas ad6 iicscl ae15 banksel2 af24 ras ab24 ba0 ad7 memdata13 ae16 uart0_rx af25 gnd ab25 clken0 ad8 memdata10 ae17 uartserclk af26 gnd signals listed by ball assignment?56-ball package (part 3 of 3) ball signal name ball signal name ball signal name ball signal name powerpc 405gp embedded processor data sheet 32 signal list the table following table provides a summary of the number of package pins associated with each functional interface group. in the table ?ignal functional description?on page 33, each external signal is listed along with a short description of the signal function. some signals are multiplexed on the same package pin (ball) so that the pin can be used for different functions. multiplexed signals are shown as a default signal followed by a secondary signal in square brackets (for example, c0:3[be0:3 ]) the two signals are described consecutively within each functional description. active-low signals such as be0:3 are marked with an overline. it is expected that in any single application a particular pin will always be programmed to serve the same function. the flexibility of multiplexing allows a single chip to offer a richer pin selection than would otherwise be possible. in addition to multiplexing, many pins are also multi-purpose. for example, the ebc peripheral controller address pins are used as outputs by the ppc405gp to broadcast an address to external slave devices when the ppc405gp has control of the external bus. when, during the course of normal chip operation, an external master gains ownership of the external bus, these same pins are used as inputs which are driven by the external master and received by the ebc in the ppc405gp. in this example, the pins are also bidirectional, serving as both inputs and outputs. one group of pins is used as strapped inputs during system reset. these pins function as strapped inputs only during reset and are used for other functions during normal operation (see ?trapping?on page 56). note that these are not multiplexed pins since the function of the pins is not programmable. the following table lists all of the i/o signals provided by the ppc405gp. please refer to ?ignals listed alphabetically?on page 16 for the pin number to which each signal is assigned. pin summary group no. of pins 413-ball package 456-ball package 35 mm 27mm pci 60 60 60 ethernet 18 18 18 sdram 71 71 71 external peripheral 96 96 96 external master 9 9 9 internal peripheral 15 15 15 interrupts 7 7 7 jtag 5 5 5 system 19 19 19 total signal pins 300 300 300 ov dd 38 32 24 v dd 22 24 24 gnd 26 60 56 thermal (and gnd) 15 36 36 reserved 12 4 16 total pins 413 456 456 powerpc 405gp embedded processor data sheet 33 signal functional description (part 1 of 12) multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball. notes: 1. receiver input has hysteresis 2. must pull up (recommended value is 3k ? to 3.3v, 10k ? to 5v ) 3. must pull down (recommended value is 1k ? ) 4. if not used, must pull up (recommended value is 3k ? to 3.3v) 5. if not used, must pull down (recommended value is 1k ? ) 6. strapping input during reset; pull-up or pull-down required signal name description i/o type notes pci interface pciad31 pciad30 pciad29 pciad28 pciad27 pciad26 pciad25 pciad24 pciad23 pciad22 pciad21 pciad20 pciad19 pciad18 pciad17 pciad16 pciad15 pciad14 pciad13 pciad12 pciad11 pciad10 pciad9 pciad8 pciad7 pciad6 pciad5 pciad4 pciad3 pciad2 pciad1 pciad0 pci address/data bus. multiplexed address and data bus i/o 5v tolerant 3.3v pci 4 pcic0[be 3 ] pcic1[be 2 ] pcic2[be 1 ] pcic3[be 0 ] pci c (bus command) or b yte enable i/o 5v tolerant 3.3v pci 4 pciparity pci parity. parity is even across pciad0:31 and pcic0:3[be0:3 ]. pciparity is valid one cycle after either an address or data phase. the pci device that drove pciad0:31 is responsible for driving pciparity on the next pci bus clock. i/o 5v tolerant 3.3v pci 4 pciframe pciframe is driven by the current pci bus master to indicate beginning and duration of a pci access. i/o 5v tolerant 3.3v pci 4 pciirdy pciirdy is driven by the current pci bus master. assertion of pciirdy indicates that the pci initiator is ready to transfer data. i/o 5v tolerant 3.3v pci 4 pcitrdy the target of the current pci transaction drives pcitrdy . assertion of pcitrdy indicates that the pci target is ready to transfer data. i/o 5v tolerant 3.3v pci 4 powerpc 405gp embedded processor data sheet 34 pcistop the target of the current pci transaction can assert pcistop to indicate to the requesting pci master that it wants to end the current transaction. i/o 5v tolerant 3.3v pci 4 pcidevsel pcidevsel is driven by the target of the current pci transaction. a pci target asserts pcidevsel when it has decoded an address and command encoding and claims the transaction. i/o 5v tolerant 3.3v pci 4 pciidsel pciidsel is used during configuration cycles to select the pci slave interface for configuration i 5v tolerant 3.3v pci rcvr 5 pciserr pciserr is used for reporting address parity errors or catastrophic failures detected by a pci target. i/o 5v tolerant 3.3v pci 4 pciperr pciperr is used for reporting data parity errors on pci transactions. pciperr is driven active by the device receiving pciad0:31, pcic0:3[be0:3 ], and pciparity, two pci clocks following the data in which bad parity is detected. i/o 5v tolerant 3.3v pci 4 pciclk pciclk is used as the asynchronous pci clock when in asynch mode. it is unused when the pci interface is operated synchronously with the plb bus. i 5v tolerant 3.3v pci rcvr 5 pcireset pci specific reset o 5v tolerant 3.3v pci pciint [perwe ] pci interrupt. open-drain output (two states; 0 or open circuit) or peripheral write enable. logical and of the four perwbe0:3 write byte enables o 5v tolerant 3.3v pci pcireq0 [gnt] multipurpose signal, used as pcireq0 when internal arbiter is used, and as gnt when external arbiter is used. i 5v tolerant 3.3v pci rcvr 4 pcireq1 pcireq2 pcireq3 pcireq4 pcireq5 used as pcireq1:5 input when internal arbiter is used i 5v tolerant 3.3v pci rcvr 4 pcignt0 [req] gnt0 when internal arbiter is used or req when external arbiter is used o 5v tolerant 3.3v pci pcignt1 pcignt2 pcignt3 pcignt4 pcignt5 used as pcignt1:5 output when internal arbiter is used. o 5v tolerant 3.3v pci signal functional description (part 2 of 12) multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball. notes: 1. receiver input has hysteresis 2. must pull up (recommended value is 3k ? to 3.3v, 10k ? to 5v ) 3. must pull down (recommended value is 1k ? ) 4. if not used, must pull up (recommended value is 3k ? to 3.3v) 5. if not used, must pull down (recommended value is 1k ? ) 6. strapping input during reset; pull-up or pull-down required signal name description i/o type notes powerpc 405gp embedded processor data sheet 35 ethernet interface phyrxd3 phyrxd2 phyrxd1 phyrxd0 received data. this is a nibble wide bus from the phy. the data is synchronous with the phyrxclk. i 5v tolerant 3.3v rcvr 1, 4 emctxd3 emctxd2 emctxd1 emctxd0 transmit data. a nibble wide data bus towards the net. the data is synchronous to the phytxclk. o 5v tolerant 3.3v lvttl 6 phyrxerr receive error. this signal comes from the phy and is synchronous to the phyrxclk. i 5v tolerant 3.3v lvttl rcvr 1, 5 phyrxclk receiver medium clock. this signal is generated by the phy. i 5v tolerant 3.3v lvttl rcvr 1, 4 phyrxdv receive data valid. data on the data bus is valid when this signal is activated. deassertion of this signal indicates end of the frame reception. i 5v tolerant 3.3v lvttl rcvr 1, 5 phycrs carrier sense signal from the phy. this is an asynchronous signal. i 5v tolerant 3.3v lvttl rcvr 1, 5 emctxerr transmit error. this signal is generated by the ethernet controller, is connected to the phy and is synchronous with the phytxclk. it informs the phy that an error was detected. o 5v tolerant 3.3v lvttl 6 emctxen transmit data enabled. this signal is driven by emac2 to the phy. data is valid during the active state of this signal. deassertion of this signal indicates end of frame transmission. this signal is synchronous to the phytxclk. o 5v tolerant 3.3v lvttl 6 phytxclk this clock comes from the phy and is the medium transmit clock. i 5v tolerant 3v lvttl rcvr 1, 4 phycol collision signal from the phy. this is an asynchronous signal. i 5v tolerant 3.3v lvttl rcvr 1, 5 emcmdclk management data clock. the mdclk is sourced to the phy. this clock has a period of 400ns, adjustable via emac0_stacr[opbc]. management information is transferred synchronously with respect to this clock. o 5v tolerant 3.3v lvttl emcmdio[phymdio] management data input/output is a bidirectional signal between the ethernet controller and the phy. it is used to transfer control and status information. i/o 5v tolerant 3.3v lvttl 1, 4 signal functional description (part 3 of 12) multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball. notes: 1. receiver input has hysteresis 2. must pull up (recommended value is 3k ? to 3.3v, 10k ? to 5v ) 3. must pull down (recommended value is 1k ? ) 4. if not used, must pull up (recommended value is 3k ? to 3.3v) 5. if not used, must pull down (recommended value is 1k ? ) 6. strapping input during reset; pull-up or pull-down required signal name description i/o type notes powerpc 405gp embedded processor data sheet 36 sdram interface memdata0 memdata1 memdata2 memdata3 memdata4 memdata5 memdata6 memdata7 memdata8 memdata9 memdata10 memdata11 memdata12 memdata13 memdata14 memdata15 memdata16 memdata17 memdata18 memdata19 memdata20 memdata21 memdata22 memdata23 memdata24 memdata25 memdata26 memdata27 memdata28 memdata29 memdata30 memdata31 memory data bus notes: 1. memdata0 is the most significant bit (msb). 2. memdata31 is the least significant bit (lsb). i/o 3.3v lvttl 4 memaddr12 memaddr11 memaddr10 memaddr9 memaddr8 memaddr7 memaddr6 memaddr5 memaddr4 memaddr3 memaddr2 memaddr1 memaddr0 memory address bus notes: 1. memaddr12 is the most significant bit (msb). 2. memaddr0 is the least significant bit (lsb). o 3.3v lvttl signal functional description (part 4 of 12) multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball. notes: 1. receiver input has hysteresis 2. must pull up (recommended value is 3k ? to 3.3v, 10k ? to 5v ) 3. must pull down (recommended value is 1k ? ) 4. if not used, must pull up (recommended value is 3k ? to 3.3v) 5. if not used, must pull down (recommended value is 1k ? ) 6. strapping input during reset; pull-up or pull-down required signal name description i/o type notes powerpc 405gp embedded processor data sheet 37 ba1 ba0 bank address supporting up to 4 internal banks o 3.3v lvttl ras row address strobe o 3.3v lvttl cas column address strobe o 3.3v lvttl dqm0 dqm1 dqm2 dqm3 dqm for byte lanes 0 (memdata0:7), 1 (memdata8:15), 2 (memdata16:23), and 3 (memdata24:31) o 3.3v lvttl dqmcb dqm for ecc check bits o 3.3v lvttl ecc0 ecc1 ecc2 ecc3 ecc4 ecc5 ecc6 ecc7 ecc check bits 0:7 i/o 3.3v lvttl 4 banksel0 banksel1 banksel2 banksel3 select up to four external sdram banks o 3.3v lvttl we write enable o 3.3v lvttl clken0 clken1 sdram clock enable o 3.3v lvttl memclkout0 memclkout1 two copies of an sdram clock allows, in some cases, glueless sdram attach without requiring this signal to be repowered by a pll or zero-delay buffer. o 3.3v lvttl signal functional description (part 5 of 12) multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball. notes: 1. receiver input has hysteresis 2. must pull up (recommended value is 3k ? to 3.3v, 10k ? to 5v ) 3. must pull down (recommended value is 1k ? ) 4. if not used, must pull up (recommended value is 3k ? to 3.3v) 5. if not used, must pull down (recommended value is 1k ? ) 6. strapping input during reset; pull-up or pull-down required signal name description i/o type notes powerpc 405gp embedded processor data sheet 38 external slave peripheral interface perdata0 perdata1 perdata2 perdata3 perdata4 perdata5 perdata6 perdata7 perdata8 perdata9 perdata10 perdata11 perdata12 perdata13 perdata14 perdata15 perdata16 perdata17 perdata18 perdata19 perdata20 perdata21 perdata22 perdata23 perdata24 perdata25 perdata26 perdata27 perdata28 perdata29 perdata30 perdata31 peripheral data bus used by ppc405gp when not in external master mode, otherwise used by external master note: perdata0 is the most significant bit (msb) on this bus. i/o 5v tolerant 3.3v lvttl 1 signal functional description (part 6 of 12) multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball. notes: 1. receiver input has hysteresis 2. must pull up (recommended value is 3k ? to 3.3v, 10k ? to 5v ) 3. must pull down (recommended value is 1k ? ) 4. if not used, must pull up (recommended value is 3k ? to 3.3v) 5. if not used, must pull down (recommended value is 1k ? ) 6. strapping input during reset; pull-up or pull-down required signal name description i/o type notes powerpc 405gp embedded processor data sheet 39 peraddr0 peraddr1 peraddr2 peraddr3 peraddr4 peraddr5 peraddr6 peraddr7 peraddr8 peraddr9 peraddr10 peraddr11 peraddr12 peraddr13 peraddr14 peraddr15 peraddr16 peraddr17 peraddr18 peraddr19 peraddr20 peraddr21 peraddr22 peraddr23 peraddr24 peraddr25 peraddr26 peraddr27 peraddr28 peraddr29 peraddr30 peraddr31 peripheral address bus used by ppc405gp when not in external master mode, otherwise used by external master. note: peraddr0 is the most significant bit (msb) on this bus. i/o 5v tolerant 3.3v lvttl 1 perpar0 perpar1 perpar2 perpar3 peripheral byte parity signals i/o 5v tolerant 3.3v lvttl 1 perwbe0 perwbe1 perwbe2 perwbe3 as outputs, these pins can act as byte-enables which are valid for an entire cycle or as write-byte-enables which are valid for each byte on each data transfer, allowing partial word transactions. as outputs, pins are used by either peripheral controller or dma controller depending upon the type of transfer involved. used as inputs when external bus master owns the external interface i/o 5v tolerant 3.3v lvttl 1, 2 percs0 peripheral chip select bank 0 o 5v tolerant 3.3v lvttl 2 percs1 [gpio10] percs2 [gpio11] percs3 [gpio12] percs4 [gpio13] percs5 [gpio14] percs6 [gpio15] percs7 [gpio16] seven additional peripheral chip selects or general purpose i/o - to access this function, software must toggle a dcr register bit. o[i/o] 5v tolerant 3.3v lvttl [mux?] 1,2 signal functional description (part 7 of 12) multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball. notes: 1. receiver input has hysteresis 2. must pull up (recommended value is 3k ? to 3.3v, 10k ? to 5v ) 3. must pull down (recommended value is 1k ? ) 4. if not used, must pull up (recommended value is 3k ? to 3.3v) 5. if not used, must pull down (recommended value is 1k ? ) 6. strapping input during reset; pull-up or pull-down required signal name description i/o type notes powerpc 405gp embedded processor data sheet 40 peroe used by either peripheral controller or dma controller depending upon the type of transfer involved. when the ppc405gp is the bus master, it enables the selected sdrams to drive the bus. o 5v tolerant 3.3v lvttl 2 perr/w used by the ppc405gp when not in external master mode, as output by either the peripheral controller or dma controller depending upon the type of transfer involved. high indicates a read from memory, low indicates a write to memory. otherwise it used by the external master as an input to indicate the direction of transfer. i/o 5v tolerant 1, 2 perready used by a peripheral slave to indicate it is ready to transfer data. i 5v tolerant rcvr 1, 2 perblast used by the ppc405gp when not in external master mode, otherwise used by external master. indicates the last transfer of a memory access. i/o 5v tolerant 3.3v lvttl 1, 4 dmareq0 dmareq1 dmareq2 dmareq3 dmareq0:3 are used by slave peripherals to indicate they are prepared to transfer data. i 5v tolerant rcvr 1, 5 dmaack0 dmaack1 dmaack2 dmaack3 dmaack0:3 are used by the ppc405gp to indicate that data transfers have occurred. o 5v tolerant 3.3v lvttl 6 eot0[tc0] eot1[tc1] eot2[tc2] eot3[tc3] end of transfer/terminal count i/o 5v tolerant 3.3v lvttl 1, 5 signal functional description (part 8 of 12) multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball. notes: 1. receiver input has hysteresis 2. must pull up (recommended value is 3k ? to 3.3v, 10k ? to 5v ) 3. must pull down (recommended value is 1k ? ) 4. if not used, must pull up (recommended value is 3k ? to 3.3v) 5. if not used, must pull down (recommended value is 1k ? ) 6. strapping input during reset; pull-up or pull-down required signal name description i/o type notes powerpc 405gp embedded processor data sheet 41 external master peripheral interface perclk peripheral clock to be used by an external master and by synchronous peripheral slaves o 5v tolerant 3.3v lvttl extreset peripheral reset to be used by an external master and by synchronous peripheral slaves o 5v tolerant 3.3v lvttl holdreq hold request, used by an external master to request ownership of the peripheral bus i 5v tolerant rcvr 1, 5 holdack hold acknowledge, used by the ppc405gp to transfer ownership of peripheral bus to an external master o 5v tolerant 3.3v lvttl 6 extreq extreq is used by an external master to indicate it is prepared to transfer data i 5v tolerant rcvr 1, 4 extack extack is used by the ppc405gp to indicate that a data transfer occurred. o 5v tolerant 3.3v lvttl 6 holdpri used by an external master to indicate the priority of a given transfer (0 = high, 1 = low) i 5v tolerant rcvr 1, 4 busreq used when the ppc405gp needs to regain control of peripheral interface from an external master o 5v tolerant 3.3v lvttl pererr used as an input. used to record external master errors and external slave peripheral errors i 5v tolerant rcvr 1, 5 internal peripheral interface uartserclk serial clock used to provide an alternative clock to the internally generated serial clock. used in cases where the allowable internally generated baud rates are not satisfactory. this input can be individually connected to either uart. i 5v tolerant 3.3v lvttl 1, 4 uart0_rx uart0 serial data in i 5v tolerant 3.3v lvttl 1, 4 uart0_tx uart0 serial data out o 5v tolerant 3.3v lvttl 6 uart0_dcd uart0 data carrier detect i 5v tolerant 3.3v lvttl 1, 4 uart0_dsr uart0 data set ready i 5v tolerant 3.3v lvttl 1, 4 uart0_cts uart0 clear to send i 5v tolerant 3.3v lvttl 1, 4 uart0_dtr uart0 data terminal ready o 5v tolerant 3.3v lvttl 6 uart0_rts uart0 request to send o 5v tolerant 3.3v lvttl 6 uart0_ri uart0 ring indicator i 5v tolerant 3.3v lvttl rcvr 1, 4 signal functional description (part 9 of 12) multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball. notes: 1. receiver input has hysteresis 2. must pull up (recommended value is 3k ? to 3.3v, 10k ? to 5v ) 3. must pull down (recommended value is 1k ? ) 4. if not used, must pull up (recommended value is 3k ? to 3.3v) 5. if not used, must pull down (recommended value is 1k ? ) 6. strapping input during reset; pull-up or pull-down required signal name description i/o type notes powerpc 405gp embedded processor data sheet 42 uart1_rx uart1 serial data in i 5v tolerant 3.3v lvttl rcvr 1, 4 uart1_tx uart1 serial data out o 5v tolerant 3.3v lvttl 6 uart1_dsr [uart1_cts ] uart1 data set ready or uart1 clear to send. to access this function, software must toggle a dcr register bit. i 5v tolerant 3.3v lvttl rcvr 1, 4 uart1_r ts [uart1_dtr ] uart1 request to send or uart1 data terminal ready. to access this function, software must toggle a dcr register bit. o 5v tolerant 3.3v lvttl 6 iicscl iic serial clock i/o 5v tolerant 3.3v lvttl 1, 2 iicsda iic serial data i/o 5v tolerant 3.3v lvttl 1, 2 interrupts interface irq0[gpio17] irq1[gpio18] irq2[gpio19] irq3[gpio20] irq4[gpio21] irq5[gpio22] irq6[gpio23] interrupt requests or general purpose i/o. to access this function, software must toggle a dcr register bit.] i[i/o] 5v tolerant 3.3v lvttl 1, 5 jtag interface tdi test data in i 5v tolerant 3.3v lvttl rcvr 1, 4 tms jtag test mode select i 5v tolerant 3.3v lvttl rcvr 1, 4 tdo test data out o 5v tolerant 3.3v lvttl tck jtag test clock i 5v tolerant 3.3v lvttl rcvr 1, 4 trst jtag reset i 5v tolerant rcvr 5 signal functional description (part 10 of 12) multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball. notes: 1. receiver input has hysteresis 2. must pull up (recommended value is 3k ? to 3.3v, 10k ? to 5v ) 3. must pull down (recommended value is 1k ? ) 4. if not used, must pull up (recommended value is 3k ? to 3.3v) 5. if not used, must pull down (recommended value is 1k ? ) 6. strapping input during reset; pull-up or pull-down required signal name description i/o type notes powerpc 405gp embedded processor data sheet 43 system interface sysclk main system clock input i 5v tolerant 3.3v lvttl rcvr sysreset main system reset. external logic can drive this bidirectional pin low (minimum of 16 cycles) to initiate a system reset. the ppc405gp then holds the output low for 8192 cycles to reset all internal and external logic connected to sysreset . a system reset can also be initiated by software. implemented as open-drain l (two output states; 0 or open circuit). i/o 5v tolerant 3.3v lvttl rcvr 1, 2 av dd clean voltage input for the pll i syserr set to 1 when a machine check is generated. o 5v tolerant 3.3v lvttl halt halt from external debugger. i 5v tolerant 3.3v lvttl rcvr 1, 4 gpio1[ts1e] gpio2[ts2e] general purpose i/o or even trace execution status.to access this function, software must toggle a dcr register bit. i/o[o] 5v tolerant 3.3v lvttl 1, 6 gpio3[ts1o] gpio4[ts2o] general purpose i/o or odd trace execution status. to access this function, software must toggle a dcr register bit. i/o[o] 5v tolerant 3.3v lvttl 1 (a22, af18), 6 (af18 only) gpio5[ts3] gpio6[ts4] gpio7[ts5] gpio8[ts6] general purpose i/o trace status. to access this function, software must toggle a dcr register bit. i/o[o] 5v tolerant 3.3v lvttl 1, 4 gpio9[trcclk] general purpose i/o or trace interface clock. a toggling signal that is always half of the cpu core frequency. to access this function, software must toggle a dcr register bit. i/o[o] 5v tolerant 3.3v lvttl 1, 4 testen test enable. used only for manufacturing tests. pull down for normal operation. i 5v tolerant rcvr w/ pd 3 rcvrinh receiver inhibit. used only for manufacturing tests. pull up for normal operation. i 5v tolerant rcvr 2 drvrinh1 drvrinh2 driver inhibit 1 and 2. used only for manufacturing tests. pull up for normal operation. i 5v tolerant rcvr 2 tmrclk this input must toggle at a rate of less than one half the cpu core frequency (less than 100mhz in most cases). in most cases this input toggles much slower (in the 1mhz to 10mhz range). i 5v tolerant 3.3v lvttl rcvr 1, 4 signal functional description (part 11 of 12) multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball. notes: 1. receiver input has hysteresis 2. must pull up (recommended value is 3k ? to 3.3v, 10k ? to 5v ) 3. must pull down (recommended value is 1k ? ) 4. if not used, must pull up (recommended value is 3k ? to 3.3v) 5. if not used, must pull down (recommended value is 1k ? ) 6. strapping input during reset; pull-up or pull-down required signal name description i/o type notes powerpc 405gp embedded processor data sheet 44 ground pins gnd ground note: on the 456-ball packages, l11-l16, m11-m16, n11-n16, p11-p16, r11-r16, and t11-t16 are also thermal balls. on the 413-ball package, j11, j13, k11-k13, l11-l13, m11-n13 , n11-n13, p11-p13, r11, and r13 are also thermal balls. ov dd pins ov dd output driver voltage?.3v v dd pins v dd logic voltage?.5v other pins reserved reserved?x cept for y5 (on the 413-ball package) or af4, do not connect signals, voltage, or ground to these pins. y5 (on the 413-ball package) and af4 must be tied to ov dd or gnd. signal functional description (part 12 of 12) multiplexed signals are shown in brackets following the first signal name assigned to each multiplexed ball. notes: 1. receiver input has hysteresis 2. must pull up (recommended value is 3k ? to 3.3v, 10k ? to 5v ) 3. must pull down (recommended value is 1k ? ) 4. if not used, must pull up (recommended value is 3k ? to 3.3v) 5. if not used, must pull down (recommended value is 1k ? ) 6. strapping input during reset; pull-up or pull-down required signal name description i/o type notes powerpc 405gp embedded processor data sheet 45 notes: 1. for a chip mounted on a jedec 2s2p card without a heat sink. 2. for a chip mounted on a card with at least one signal and two power planes, the following relationships exist: a. case temperature, t c , is measured at top center of case surface with device soldered to circuit board. b. t a = t c ?p ca , where t a is ambient temperature and p is power consumption. c. t cmax = t jmax ?p jc , where t jmax is maximum junction temperature and p is power consumption. absolute maximum ratings the absolute maximum ratings below are stress ratings only. operation at or beyond these maximum ratings can cause permanent damage to the device characteristic symbol value unit supply voltage (internal logic) v dd 0 to 2.7 1 v supply voltage (i/o interface) ov dd 0 to 3.6 1 v pll supply voltage av dd 0 to 2.7 v input voltage (3.3v lvttl receivers) v in 0 to 3.6 v input voltage (5.0v lvttl receivers) v in 0 to 5.5 v storage temperature range t stg -55 to 150 c case temperature under bias t c -40 to +120 c notes: 1. if ov dd 0.4v it is required that v dd 0.4v. supply excursions not meeting this criteria must be limited to less than 25ms dura- tion during each power up or power down event. package thermal speci?ations the ppc405gp is designed to operate within a case temperature range of -40?c to 120?c. thermal resistance values for the e-pbga packages in a convection environment are as follows: package?hermal resistance symbol air?w ft/min (m/sec) unit 0 (0) 100 (0.51) 200 (1.02) 35mm, 456-balls?unction-to-case jc 2 2 2 ?/w 35mm, 456-balls?ase-to-ambient 1 ca 14 13 12 ?/w 27mm, 456-balls?unction-to-case jc 2 2 2 ?/w 27mm, 456-balls?ase-to-ambient 1 ca 18 16 15 ?/w 25mm, 413-balls?unction-to-case jc 1.5 1.5 1.5 ?/w 25mm, 413-balls?ase-to-ambient 1 ca 17 15 13 ?/w powerpc 405gp embedded processor data sheet 46 recommended dc operating conditions device operation beyond the conditions speci?d is not recommended. extended operation beyond the recommended conditions can affect device reliability. notes: 1. pci drivers meet pci specifications. 2. it is recommended that your system design derive the v dd supply from the ov dd supply so as to minimize the possibility of v dd being present in the absence of ov dd . parameter symbol minimum typical maximum unit notes logic supply voltage v dd 2.3 2.5 2.7 v 2 i/o supply voltage ov dd 3.0 3.3 3.6 v 2 pll supply voltage av dd 2.3 2.5 2.7 v input logic high (3.3v lvttl receivers) v ih 2.0 ov dd v input logic high (5.0v lvttl receivers) v ih 2.0 5.5 v input logic low v il 0 0.8 v output logic high v oh 2.4 ov dd v output logic low v ol 0 0.4 v input leakage current (no pull-up or pull-down) i il1 00 a input leakage current for pull- down i il2 0 (lpdl) 400 (mpul) a input leakage current for pull-up i il3 ? 250 (lpdl) 0 (mpul) a input max allowable overshoot (3.3v lvttl receivers) v imao3 ov dd + 0.6 v input max allowable overshoot (5.0v lvttl receivers) v imao5 5.5 v input max allowable undershoot (3.3v or 5.0v receivers) v imau ? 0.6 v output max allowable overshoot (3.3v or 5.0v receivers) v omao ov dd + 0.3 v output max allowable undershoot (3.3v and 5.0v receivers) v omau3 ? 0.6 v case temperature t c ? 40 85 c powerpc 405gp embedded processor data sheet 47 test conditions clock timing and switching characteristics are specified in accordance with operating conditions shown in the table ?ecommended dc operating conditions.?ac specifications are characterized at v dd = 3.14v and t j = 100?c with the 50pf test load (c l ) shown in the figure at right. capacitance parameter symbol maximum unit notes input capacitance group 1 (3.3v lvttl //o) c in1 2.5 pf input capacitance group 2 (5v tolerant lvttl i/o) c in2 3.5 pf input capacitance group 3 (pci i/o) c in3 5.0 pf input capacitance group 1 (rx only pins) c in4 0.75 pf dc electrical characteristics parameter symbol minimum typical maximum unit active operating current (v dd )?00mhz i dd 550 670 ma active operating current (v dd )?66mhz i dd 730 880 ma active operating current (ov dd )?00mhz i odd 35 37 ma active operating current (ov dd )?66mhz i odd 37 40 ma pll voltage (av dd )v pll 2.3 2.5 2.7 v pll v dd input current i pll 16 23 ma active operating power?00mhz p dd 1.5 2.0 1 w active operating power?66mhz p dd 2.0 2.6 1 w notes: 1. v dd = 2.7v, ov dd = 3.6 v, t c = 85 c, pci clk = ???mhz, cpu/plb/opb/pci = 266/133/66/33mhz. measurements taken across process (w/c silicon to b/c silicon), while running an instruction set designed to simulate a maximum environment. output pin c l c l = 50pf for all signals powerpc 405gp embedded processor data sheet 48 timing waveform sysclk and memclk timing symbol parameter min max units sysclk input f c sysclk clock input frequency 25 66.6 mhz t c sysclk clock period 15 40 ns t cs clock edge stability 0.15 ns t ch clock input high time 40% of nominal period 60% of nominal period ns t cl clock input low time 40% of nominal period 60% of nominal period ns note: input slew rate > 2v/ns memclk output f c memclk clock output frequency?00mhz 100 mhz t c memclk clock period?00mhz 10 ns f c memclk clock output frequency?66mhz 133 mhz t c memclk clock period?66mhz 7.5 ns t ch clock output high time 35% of nominal period 65% of nominal period ns t cl clock output low time 35% of nominal period 65% of nominal period ns t cl t ch t c 2.0v 1.5v 0.8v powerpc 405gp embedded processor data sheet 49 spread spectrum clocking care must be taken when using a spread spectrum clock generator (sscg) with the ppc405gp. this controller uses a pll for clock generation inside the chip. the accuracy with which the pll follows the sscg is referred to as tracking skew. the pll bandwidth and phase angle determine how much tracking skew there is between the sscg and the pll for a given frequency deviation and modulation frequency. when using an sscg with the ppc405gp the following conditions must be met: the frequency deviation must not violate the minimum clock cycle time. therefore, when operating the ppc405gp with one or more internal clocks at their maximum supported frequency, the sscg can only lower the frequency. the maximum frequency deviation cannot exceed ? 3%, and the modulation frequency cannot exceed 40khz. in some cases, on-board ppc405gp peripherals impose more stringent requirements (see note 1). use the peripheral bus clock for logic that is synchronous to the peripheral bus since this clock tracks the modulation. use the sdram memclk since it also tracks the modulation. notes: 1. the pci clock specification for 66mhz allows a maximum frequency deviation of ? 1% at a modulation between 30khz and 33khz. pci asynchronous mode is unaffected. 2. the serial port baud rates are synchronous to the modulated clock. the serial port has a tolerance of approximately 1.5% on baud rate before framing errors begin to occur. the 1.5% tolerance assumes that the connected device is running at precise baud rates. if an external serial clock is used the baud rate is unaffected by the modulation 3. ethernet operation is unaffected. 4. iic operation is unaffected. caution: it is up to the system designer to ensure that any sscg used with the ppc405gp meets the above requirements and does not adversely affect other aspects of the system. powerpc 405gp embedded processor data sheet 50 peripheral interface clock timings parameter min max units pciclk input frequency (asynchronous mode) note 1 66 mhz pciclk period (asynchronous mode) 15 note 1 ns pci clock frequency (synchronous mode) 25 33 mhz pci clock period (synchronous mode - note 2) 30 40 ns pciclk input high time 40% of nominal period 60% of nominal period ns pciclk input low time 40% of nominal period 60% of nominal period ns emcmdclk output frequency 2.5 mhz emcmdclk period 400 ns emcmdclk output high time 160 ns emcmdclk output low time 160 ns phytxclk input frequency 2.5 25 mhz phytxclk period 40 400 ns phytxclk input high time 35% of nominal period ns phytxclk input low time 35% of nominal period ns phyrxclk input frequency 2.5 25 mhz phyrxclk period 40 400 ns phyrxclk input high time 35% of nominal period ns phyrxclk input low time 35% of nominal period ns perclk output frequency?00mhz (for external master or synchronous slaves) 50 mhz perclk period?00mhz 20 ns perclk output frequency?66mhz (for external master or synchronous slaves) ?6 perclk period?66mhz 15 perclk output high time 50% of nominal period 66% of nominal period ns perclk output low time 33% of nominal period 50% of nominal period ns uartserclk input frequency (note 3) 1000/(2t opb +2ns) mhz uartserclk period 2t opb +2 ?s uartserclk input high time t opb +1 ?s uartserclk input low time t opb +1 ?s tmrclk input frequency?00mhz 50 mhz tmrclk period?00mhz 20 ns tmrclk input frequency?66mhz 66 tmrclk period?66mhz 15 tmrclk input high time 40% of nominal period 60% of nominal period ns tmrclk input low time 40% of nominal period 60% of nominal period ns notes: 1. in asynchronous pci mode the minimum pciclk frequency is 1/8 the plb clock. refer to the ppc405gp user? manual for more information. 2. in synchronous pci mode the pci clock is derived from sysclk and the pciclk input pin is unused. 3. t opb is the period in ns of the opb clock. the internal opb clock runs at 1/2 the frequency of the plb clock. the maximum opb clock frequency is 50 mhz for 200mhz parts and 66mhz.for 266mhz parts. powerpc 405gp embedded processor data sheet 51 input setup and hold waveform output delay and float timing waveform 1.5v sysclk 1.5v t is t ih min min inputs valid data bus (inputs) d0:31 min min t ih t is 1.5v valid valid valid t ov t oh 1.5v min outputs sysclk outputs t of min max max 1.5v 1.5v powerpc 405gp embedded processor data sheet 52 i/o speci?ations?ll (part 1 of 2) notes: 1. pci timings are for asynchronous operation up to 66mhz. pci output hold time requirement is 1ns for 66mhz and 2ns for 33mhz. 2. ethernet interface meets timing requirements as defined by ieee 802.3 standard. signal input (ns) output (ns) output current (ma) clock notes setup time (minimum) hold time (minimum) valid delay (maximum) 50pf load hold time (minimum) 50pf load i/o h (maximum) i/o l (minimum) pci interface pciad31:0 3 0 6 1.8 12.3 15.5 pciclk 1 pcic3:0[be 3:0 ] 3 0 6 1.8 12.3 15.5 pciclk 1 pciclk dc dc n/a n/a n/a async pcidevsel 3 0 6 1.8 12.3 15.5 pciclk 1 pciframe 3 0 6 1.8 12.3 15.5 pciclk 1 pcignt0 [req ] pcignt1:5 n/a n/a 6 1.8 12.3 15.5 pciclk 1 pciidsel 3 0 6 1.8 n/a n/a pciclk 1 pciint [perwe ] n/a n/a dc dc 12.3 15.5 pciclk async pciirdy 3 0 6 1.8 12.3 15.5 pciclk 1 pciparity 3 0 6 1.8 12.3 15.5 pciclk 1 pciperr 3 0 6 1.8 12.3 15.5 pciclk 1 pcireq0 [gnt ] pcireq1:5 5 0 n/a n/a n/a n/a pciclk 1 pcireset n/a n/a n/a n/a 12.3 15.5 pciclk pciserr n/a n/a n/a n/a 12.3 15.5 pciclk pcistop 3 0 6 1.8 12.3 15.5 pciclk 1 pcitrdy 3 0 6 1.8 12.3 15.5 pciclk 1 ethernet interface emcmdclk n/a n/a settable 2 9 6 2, async emcmdio[phymdio] 100 0 1 opb clock period + 10ns 1 opb clock period 9 6 emcmdclk 2 emctxd3:0 n/a n/a 20 2 9 6 phytx 2 emctxen n/a n/a 20 2 9 6 phytx 2 emctxerr n/a n/a 20 2 9 6 phytx 2 phycol 9 6 2, async phycrs 9 6 2, async phyrxclk n/a n/a 2, async phyrxd3:0 4 1 n/a n/a 9 6 phyrx 2 phyrxdv 4 1 n/a n/a 9 6 phyrx 2 phyrxerr 4 1 n/a n/a 9 6 phyrx 2 phytxclk n/a n/a 2, async powerpc 405gp embedded processor data sheet 53 internal peripheral interface iicscl n/a n/a n/a n/a 19 12 iicsda n/a n/a n/a n/a 19 12 uart0_cts n/a n/a 12 8 uart0_dcd n/a n/a 12 8 uart0_dsr n/a n/a 12 8 uart0_dtr 12 8 uart0_ri n/a n/a 12 8 uart0_rts n/a n/a 12 8 uart0_rx n/a n/a 12 8 uart0_tx n/a n/a 12 8 uart1_r ts [uart1_dtr] n/a n/a 12 8 uart1_dsr [uart1_cts] n/a n/a n/a n/a uart1_rx n/a n/a n/a n/a uart1_tx n/a n/a 12 8 uartserclk n/a n/a n/a n/a interrupts interface irq0:6[gpio17:23] 12 8 jtag interface tck n/a n/a async tdi n/a n/a async tdo 12 8 async tms n/a n/a async trst n/a n/a async system interface drvrinh1:2 dc dc n/a n/a n/a n/a gpio1[ts1e] gpio2[ts2e] gpio3[ts1o] gpio4[ts2o] gpio5[ts3] gpio6[ts4] gpio7[ts5] gpio8[ts6] gpio9[trcclk] 12 8 halt dc dc n/a n/a n/a n/a async rcvrinh dc dc n/a n/a n/a n/a sysclk n/a n/a n/a n/a syserr n/a n/a 12 8 async sysreset 12 8 async testen dc dc n/a n/a n/a n/a async tmrclk dc dc n/a n/a n/a n/a async i/o speci?ations?ll (part 2 of 2) notes: 1. pci timings are for asynchronous operation up to 66mhz. pci output hold time requirement is 1ns for 66mhz and 2ns for 33mhz. 2. ethernet interface meets timing requirements as defined by ieee 802.3 standard. signal input (ns) output (ns) output current (ma) clock notes setup time (minimum) hold time (minimum) valid delay (maximum) 50pf load hold time (minimum) 50pf load i/o h (maximum) i/o l (minimum) powerpc 405gp embedded processor data sheet 54 i/o speci?ations?00mhz notes: 1. the two-cycle sdram command interface is driven in cycle 1 and used in cycle 2. output times in table are in cycle 1. 2. sdram output timing is relative to the rising edge of the internal plb clock, which is an integral multiple of and rising- edge aligned with sysclk. therefore, sdram output timings in the table are shown relative to sysclk. timings shown are for a lumped 50pf load, however the interface has been verified for pc100-compliant operation using transmission line circuit analysis. 3. sdram clk0:1 rising edge at package pin precedes the internal plb clock by approximately 0.5ns for a typical clock network or a lumped 10pf load. 4. perclk rising edge at package pin with a 10pf load trails the internal plb clock by approximately 0.8ns. signal input (ns) output (ns) output current (ma) clock notes setup time (minimum) hold time (minimum) valid delay (maximum) 50pf load hold time (minimum) 50pf load i/o h (maximum) i/o l (minimum) sdram interface ba1:0 n/a n/a 7.5 1 19 12 sysclk 1, 2 banksel 3:0 n/a n/a 6.2 1 19 12 sysclk 2 cas n/a n/a 7.5 1 19 12 sysclk 1, 2 clken0:1 n/a n/a 5.2 1 40 25 sysclk 2 dqm3:0 n/a n/a 6.1 1 19 12 sysclk 2 dqmcb n/a n/a 6.2 1 19 12 sysclk 2 ecc7:0 2 1 6.2 1 19 12 sysclk 2 memaddr12:0 n/a n/a 7.6 1 19 12 sysclk 1, 2 memclkout0:1 n/a n/a 0 -1 19 12 sysclk 2, 3 memdata31:0 2 1 6.3 1 19 12 sysclk 2 ras n/a n/a 7.5 1 19 12 sysclk 1, 2 we n/a n/a 7.5 1 19 12 sysclk 1, 2 external slave peripheral interface dmaack0:3 n/a n/a 8 0 12 8 perclk dmareq0:3 dc dc n/a n/a n/a n/a perclk eot0:3[tc0:3] dc dc 8 0 12 8 perclk peraddr0:31 4 1 10 0 19 12 perclk perblast 4 1 8 0 12 8 perclk percs0 percs1:7 [gpio10:16] n/a n/a 8 0 12 8 perclk perdata0:31 6 1 10 0 19 12 perclk peroe n/a n/a 8 0 12 8 perclk perpar0:3 4 1 10 0 19 12 perclk perr/w 4 1 8 0 12 8 perclk perready 9 1 n/a n/a n/a n/a perclk perwbe0:3 3 1 8 0 12 8 perclk external master peripheral interface busreq n/a n/a 8 0 12 8 perclk extack n/a n/a 7 0 12 8 perclk extreq 5 1 n/a n/a n/a n/a perclk extreset n/a n/a 8 0 19 12 perclk holdack n/a n/a 8 0 12 8 perclk holdpri 4 1 n/a n/a n/a n/a perclk holdreq 5 1 n/a n/a n/a n/a perclk perclk n/a n/a 0.9 0.7 19 12 plb clk 4 pererr 3 1 n/a n/a n/a n/a perclk powerpc 405gp embedded processor data sheet 55 i/o speci?ations?66mhz (preliminary) notes: 1. the two-cycle sdram command interface is driven in cycle 1 and used in cycle 2. output times in table are in cycle 1. 2. sdram output timing is relative to the rising edge of the internal plb clock, which is an integral multiple of and rising- edge aligned with sysclk. therefore, sdram output timings in the table are shown relative to sysclk. timings shown are for a lumped 50pf load, however the interface has been verified for pc100-compliant operation using transmission line circuit analysis. 3. sdram clk0:1 rising edge at package pin precedes the internal plb clock by approximately 0.5ns for a typical clock network or a lumped 10pf load. 4. perclk rising edge at package pin with a 10pf load trails the internal plb clock by approximately 0.8ns. signal input (ns) output (ns) output current (ma) clock notes setup time (minimum) hold time (minimum) valid delay (maximum) 50pf load hold time (minimum) 50pf load i/o h (maximum) i/o l (minimum) sdram interface ba1:0 n/a n/a 5.7 1 19 12 sysclk 1, 2 bankse 3:0 n/a n/a 4.8 1 19 12 sysclk 2 cas n/a n/a 5.7 1 19 12 sysclk 1, 2 clken0:1 n/a n/a 4.2 1 40 25 sysclk 2 dqm3:0 n/a n/a 4.8 1 19 12 sysclk 2 dqmcb n/a n/a 4.8 1 19 12 sysclk 2 ecc7:0 1.5 1 4.8 1 19 12 sysclk 2 memaddr12:0 n/a n/a 5.7 1 19 12 sysclk 1, 2 memclkout0:1 n/a n/a 0 -1 19 12 sysclk 2, 3 memdata31:0 1.5 1 4.9 1 19 12 sysclk 2 ras n/a n/a 5.7 1 19 12 sysclk 1, 2 we n/a n/a 5.7 1 19 12 sysclk 1, 2 external slave peripheral interface dmaack0:3 n/a n/a 6 0 12 8 perclk dmareq0:3 dc dc n/a n/a n/a n/a perclk eot0:3[tc0:3] dc dc 6 0 12 8 perclk peraddr0:31 3 1 7.2 0 19 12 perclk perblast 3 1 6 0 12 8 perclk percs0 percs1:7 [gpio10:16] n/a n/a 6 0 12 8 perclk perdata0:31 5 1 7.2 0 19 12 perclk peroe n/a n/a 6 0 12 8 perclk perpar0:3 3 1 7.2 0 19 12 perclk perr/w 4 1 6 0 12 8 perclk perready 6.5 1 n/a n/a n/a n/a perclk perwbe0:3 3 1 6 0 12 8 perclk external master peripheral interface busreq n/a n/a 6 0 12 8 perclk extack n/a n/a 6 0 12 8 perclk extreq 4 1 n/a n/a n/a n/a perclk extreset n/a n/a 6 0 19 12 perclk holdack n/a n/a 6 0 12 8 perclk holdpri 3 1 n/a n/a n/a n/a perclk holdreq 4 1 n/a n/a n/a n/a perclk perclk n/a n/a 0.9 0.7 19 12 plb clk 4 pererr 3 1 n/a n/a n/a n/a perclk powerpc 405gp embedded processor data sheet 56 strapping while the sysreset input pin is low (system reset), the state of certain i/o pins is read to enable default initial conditions prior to ppc405gp start-up. the actual capture instant is the nearest reference clock edge before the deassertion of reset. these pins must be strapped using external pull-up (logical 1) or pull-down (logical 0) resistors to select the desired default conditions. these pins are use for strap functions only during reset. they are used for other signals during normal operation. the following table lists the strapping pins along with their functions and strapping options. the pin for the 456-ball package is listed first (for example, af3), followed by the corresponding pin for the 413-ball package (for example, u8), which appears as af3/u8. strapping pin assignments function option ball strapping pll tuning for 6 m 7 use choice 3 for 7 < m 12 use choice 5 for 12 < m 32 use choice 6 see note. af3/u8 af2/t8 ad16/ab15 choice 1; tune[5:0] = 010001 0 0 0 choice 2; tune[5:0] = 010010 0 0 1 choice 3; tune[5:0] = 010011 0 1 0 choice 4; tune[5:0] = 010100 0 1 1 choice 5; tune[5:0] = 010101 1 0 0 choice 6; tune[5:0] = 010110 1 0 1 choice 7; tune[5:0] = 010111 1 1 0 choice 8; tune[5:0] = 100100 1 1 1 pll forward divider d16/a17 b15/b14 bypass mode 0 0 divide by 3 0 1 divide by 4 1 0 divide by 6 1 1 pll feedback divider b14/a15 c12/a8 divide by 1 0 0 divide by 2 0 1 divide by 3 1 0 divide by 4 1 1 plb divider from cpu p25/r23 l24/j22 divide by 1 0 0 divide by 2 0 1 divide by 3 1 0 divide by 4 1 1 opb divider from plb l25/k21 j26/f22 divide by 1 0 0 divide by 2 0 1 divide by 3 1 0 divide by 4 1 1 powerpc 405gp embedded processor data sheet 57 pci divider from plb d18/a20 c20/c19 divide by 1 0 0 divide by 2 0 1 divide by 3 1 0 divide by 4 1 1 external bus divider from plb k25/k20 k23/j21 divide by 2 0 0 divide by 3 0 1 divide by 4 1 0 divide by 5 1 1 rom width ac2/n3 ad2/n7 8-bit rom 0 0 16-bit rom 0 1 32-bit rom 1 0 reserved 1 1 rom location u2/p4 ppc405gp peripheral attach 0 ppc405gp pci attach 1 pci asynchronous mode enable y3/u4 synchronous pci mode 0 asynchronous mode 1 pci arbiter enable af18/ab18 internal arbiter disabled 0 internal arbiter enabled 1 note: the tune bits adjust parameters that control pll jitter. the recommended values minimize jitter for the pll implemented in the ppc405gp. these bits are shown for information only; and do not require modi?ation except in special clocking circumstances such as spread spectrum clocking. for details on the use of spread spectrum clock generators (sscgs) with the ppc405gp, visit the technical documents area of the ibm powerpc web site. strapping pin assignments (continued) function option ball strapping powerpc 405gp embedded processor data sheet 58 (c) copyright international business machines corporation 1999, 2000 all rights reserved printed in the united states of america, october 31, 2000 the following are trademarks of international business machines corporation in the united states, or other countries, or both: other company, product, and service names may be trademarks or service marks of others. while the information contained herein is believed to be accurate, such information is preliminary, and should not be relied upon for accuracy or completeness, and no representations or warranties of accuracy or completeness are made. all information contained in this document is subject to change without notice. the products described in this document are not intended for use in implantation or other life support applications where malfunction may result in injury or death to persons. the information contained in this document does not affect or change ibm product specifications or warranties. nothing in this document shall operate as an express or implied license or indemnity under the intellectual property rights of ibm or third parties. all information contained in this document was obtained in specific environments, and is presented as an illustration. the results obtained in other operating environments may vary. the information contained in this document is provided on an "as is" basis. in no event will ibm be liable for damages arising directly or indirectly from any use of the information contained in this document. ibm microelectronics division 1580 route 52 hopewell junction, ny 12533-6351 the ibm home page is www.ibm.com the ibm microelectronics division home page is www.chips.ibm.com sa14-2521-02 blue logic coreconnect ibm logo codepack ibm powerpc |
Price & Availability of POWERPC405GP
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |